\doxysection{stm32h7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}
\hypertarget{stm32h7xx__hal__pwr__ex_8h_source}{}\label{stm32h7xx__hal__pwr__ex_8h_source}\index{C:/Users/ASUS/Desktop/dm-\/ctrlH7-\/balance-\/9025test/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_pwr\_ex.h@{C:/Users/ASUS/Desktop/dm-\/ctrlH7-\/balance-\/9025test/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_pwr\_ex.h}}
\mbox{\hyperlink{stm32h7xx__hal__pwr__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_PWR\_EX\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_PWR\_EX\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00037\ }
\DoxyCodeLine{00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00046\ \{}
\DoxyCodeLine{00047\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def_ad881a151f0d531899d2e17e5560125d0}{AVDLevel}};\ }
\DoxyCodeLine{00051\ }
\DoxyCodeLine{00052\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def_abfb9cdddcd8152023e1963a6a9d54a79}{Mode}};\ \ \ \ \ }
\DoxyCodeLine{00056\ \}\mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def}{PWREx\_AVDTypeDef}};}
\DoxyCodeLine{00057\ }
\DoxyCodeLine{00061\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00062\ \{}
\DoxyCodeLine{00063\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a0f84004219eb2d7a871c0693b23028d6}{WakeUpPin}};\ \ \ }
\DoxyCodeLine{00067\ }
\DoxyCodeLine{00068\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a157e9d1dc48df17b548a886392ab397d}{PinPolarity}};\ }
\DoxyCodeLine{00072\ }
\DoxyCodeLine{00073\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_ab25d55583b0140dd58398808b019291b}{PinPull}};\ \ \ \ \ }
\DoxyCodeLine{00077\ \}\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def}{PWREx\_WakeupPinTypeDef}};}
\DoxyCodeLine{00078\ }
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CSR1\_MMCVDO)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00083\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00084\ \{}
\DoxyCodeLine{00085\ \ \ PWR\_MMC\_VOLTAGE\_BELOW\_1V2,\ \ \ \ \ \ }
\DoxyCodeLine{00086\ \ \ PWR\_MMC\_VOLTAGE\_EQUAL\_ABOVE\_1V2\ }
\DoxyCodeLine{00087\ \}\ PWREx\_MMC\_VoltageLevel;}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CSR1\_MMCVDO)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00089\ }
\DoxyCodeLine{00093\ }
\DoxyCodeLine{00094\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00095\ }
\DoxyCodeLine{00102\ \textcolor{comment}{/*\ High\ level\ and\ No\ pull\ (default\ configuration)\ */}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN6\ \ \ \ \ \ PWR\_WKUPEPR\_WKUPEN6}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPEPR\_WKUPEN5)}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN5\ \ \ \ \ \ PWR\_WKUPEPR\_WKUPEN5}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPEPR\_WKUPEN5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN4\ \ \ \ \ \ PWR\_WKUPEPR\_WKUPEN4}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPEPR\_WKUPEN3)}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN3\ \ \ \ \ \ PWR\_WKUPEPR\_WKUPEN3}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPEPR\_WKUPEN3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN2\ \ \ \ \ \ PWR\_WKUPEPR\_WKUPEN2}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN1\ \ \ \ \ \ PWR\_WKUPEPR\_WKUPEN1}}
\DoxyCodeLine{00113\ }
\DoxyCodeLine{00114\ \textcolor{comment}{/*\ High\ level\ and\ No\ pull\ */}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN6\_HIGH\ PWR\_WKUPEPR\_WKUPEN6}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPEPR\_WKUPEN5)}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN5\_HIGH\ PWR\_WKUPEPR\_WKUPEN5}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPEPR\_WKUPEN5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN4\_HIGH\ PWR\_WKUPEPR\_WKUPEN4}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPEPR\_WKUPEN3)}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN3\_HIGH\ PWR\_WKUPEPR\_WKUPEN3}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPEPR\_WKUPEN3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN2\_HIGH\ PWR\_WKUPEPR\_WKUPEN2}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN1\_HIGH\ PWR\_WKUPEPR\_WKUPEN1}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00126\ \textcolor{comment}{/*\ Low\ level\ and\ No\ pull\ */}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN6\_LOW\ \ (PWR\_WKUPEPR\_WKUPP6\ |\ PWR\_WKUPEPR\_WKUPEN6)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPEPR\_WKUPP5)}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN5\_LOW\ \ (PWR\_WKUPEPR\_WKUPP5\ |\ PWR\_WKUPEPR\_WKUPEN5)}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPEPR\_WKUPP5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN4\_LOW\ \ (PWR\_WKUPEPR\_WKUPP4\ |\ PWR\_WKUPEPR\_WKUPEN4)}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPEPR\_WKUPP3)}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN3\_LOW\ \ (PWR\_WKUPEPR\_WKUPP3\ |\ PWR\_WKUPEPR\_WKUPEN3)}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPEPR\_WKUPP3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN2\_LOW\ \ (PWR\_WKUPEPR\_WKUPP2\ |\ PWR\_WKUPEPR\_WKUPEN2)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN1\_LOW\ \ (PWR\_WKUPEPR\_WKUPP1\ |\ PWR\_WKUPEPR\_WKUPEN1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00140\ }
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#define\ PWR\_PIN\_POLARITY\_HIGH\ (0x00000000U)}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ PWR\_PIN\_POLARITY\_LOW\ \ (0x00000001U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00149\ }
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ PWR\_PIN\_NO\_PULL\ \ \ (0x00000000U)}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ PWR\_PIN\_PULL\_UP\ \ \ (0x00000001U)}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ PWR\_PIN\_PULL\_DOWN\ (0x00000002U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00159\ }
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_FLAG1\ PWR\_WKUPFR\_WKUPF1\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_FLAG2\ PWR\_WKUPFR\_WKUPF2\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPFR\_WKUPF3)}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_FLAG3\ PWR\_WKUPFR\_WKUPF3\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPFR\_WKUPF3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_FLAG4\ PWR\_WKUPFR\_WKUPF4\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPFR\_WKUPF5)}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_FLAG5\ PWR\_WKUPFR\_WKUPF5\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPFR\_WKUPF5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_FLAG6\ PWR\_WKUPFR\_WKUPF6\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPFR\_WKUPF3)}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_FLAG\_ALL\ (PWR\_WKUPFR\_WKUPF1\ |\ PWR\_WKUPFR\_WKUPF2\ |\(\backslash\)}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_WKUPFR\_WKUPF3\ |\ PWR\_WKUPFR\_WKUPF4\ |\(\backslash\)}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_WKUPFR\_WKUPF5\ |\ PWR\_WKUPFR\_WKUPF6)}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_FLAG\_ALL\ (PWR\_WKUPFR\_WKUPF1\ |\ PWR\_WKUPFR\_WKUPF2\ |\(\backslash\)}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_WKUPFR\_WKUPF4\ |\ PWR\_WKUPFR\_WKUPF6)}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPFR\_WKUPF3)\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00184\ }
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ PWR\_CORE\_CPU1\ (0x00000000U)}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ PWR\_CORE\_CPU2\ (0x00000001U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00195\ }
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ PWR\_D1\_DOMAIN\ (0x00000000U)}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CPUCR\_PDDS\_D2)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ PWR\_D2\_DOMAIN\ (0x00000001U)}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CPUCR\_PDDS\_D2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ PWR\_D3\_DOMAIN\ (0x00000002U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00207\ }
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ PWR\_D1\_DOMAIN\_FLAGS\ \ (0x00000000U)}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ PWR\_D2\_DOMAIN\_FLAGS\ \ (0x00000001U)}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ PWR\_ALL\_DOMAIN\_FLAGS\ (0x00000002U)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ PWR\_CPU\_FLAGS\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00221\ }
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ PWR\_D3\_DOMAIN\_STOP\ (0x00000000U)}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ PWR\_D3\_DOMAIN\_RUN\ \ (0x00000800U)}}
\DoxyCodeLine{00227\ }
\DoxyCodeLine{00231\ }
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ PWR\_LDO\_SUPPLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_LDOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#if\ defined\ (SMPS)}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ PWR\_DIRECT\_SMPS\_SUPPLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_SMPSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ PWR\_SMPS\_1V8\_SUPPLIES\_LDO\ \ \ \ \ \ \ \ \ \ \ (PWR\_CR3\_SMPSLEVEL\_0\ |\ PWR\_CR3\_SMPSEN\ \ \ \ |\ PWR\_CR3\_LDOEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ PWR\_SMPS\_2V5\_SUPPLIES\_LDO\ \ \ \ \ \ \ \ \ \ \ (PWR\_CR3\_SMPSLEVEL\_1\ |\ PWR\_CR3\_SMPSEN\ \ \ \ |\ PWR\_CR3\_LDOEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ PWR\_SMPS\_1V8\_SUPPLIES\_EXT\_AND\_LDO\ \ \ (PWR\_CR3\_SMPSLEVEL\_0\ |\ PWR\_CR3\_SMPSEXTHP\ |\ PWR\_CR3\_SMPSEN\ |\ PWR\_CR3\_LDOEN)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ PWR\_SMPS\_2V5\_SUPPLIES\_EXT\_AND\_LDO\ \ \ (PWR\_CR3\_SMPSLEVEL\_1\ |\ PWR\_CR3\_SMPSEXTHP\ |\ PWR\_CR3\_SMPSEN\ |\ PWR\_CR3\_LDOEN)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ PWR\_SMPS\_1V8\_SUPPLIES\_EXT\ \ \ \ \ \ \ \ \ \ \ (PWR\_CR3\_SMPSLEVEL\_0\ |\ PWR\_CR3\_SMPSEXTHP\ |\ PWR\_CR3\_SMPSEN\ |\ PWR\_CR3\_BYPASS)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ PWR\_SMPS\_2V5\_SUPPLIES\_EXT\ \ \ \ \ \ \ \ \ \ \ (PWR\_CR3\_SMPSLEVEL\_1\ |\ PWR\_CR3\_SMPSEXTHP\ |\ PWR\_CR3\_SMPSEN\ |\ PWR\_CR3\_BYPASS)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SMPS)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ PWR\_EXTERNAL\_SOURCE\_SUPPLY\ \ \ \ \ \ \ \ \ \ PWR\_CR3\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00246\ }
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#if\ defined\ (SMPS)}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ PWR\_SUPPLY\_CONFIG\_MASK\ (PWR\_CR3\_SMPSLEVEL\ |\ PWR\_CR3\_SMPSEXTHP\ |\ \(\backslash\)}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_SMPSEN\ |\ PWR\_CR3\_LDOEN\ |\ PWR\_CR3\_BYPASS)}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ PWR\_SUPPLY\_CONFIG\_MASK\ (PWR\_CR3\_SCUEN\ |\ PWR\_CR3\_LDOEN\ |\ PWR\_CR3\_BYPASS)}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SMPS)\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00256\ }
\DoxyCodeLine{00257\ }
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ PWR\_AVDLEVEL\_0\ PWR\_CR1\_ALS\_LEV0\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ PWR\_AVDLEVEL\_1\ PWR\_CR1\_ALS\_LEV1\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ PWR\_AVDLEVEL\_2\ PWR\_CR1\_ALS\_LEV2\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ PWR\_AVDLEVEL\_3\ PWR\_CR1\_ALS\_LEV3\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00272\ }
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ PWR\_AVD\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ PWR\_AVD\_MODE\_IT\_RISING\ \ \ \ \ \ \ \ \ \ \ \ (0x00010001U)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ PWR\_AVD\_MODE\_IT\_FALLING\ \ \ \ \ \ \ \ \ \ \ (0x00010002U)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ PWR\_AVD\_MODE\_IT\_RISING\_FALLING\ \ \ \ (0x00010003U)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#define\ PWR\_AVD\_MODE\_EVENT\_RISING\ \ \ \ \ \ \ \ \ (0x00020001U)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ PWR\_AVD\_MODE\_EVENT\_FALLING\ \ \ \ \ \ \ \ (0x00020002U)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ PWR\_AVD\_MODE\_EVENT\_RISING\_FALLING\ (0x00020003U)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00286\ }
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_SVOS\_SCALE5\ (PWR\_CR1\_SVOS\_0)}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_SVOS\_SCALE4\ (PWR\_CR1\_SVOS\_1)}}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_SVOS\_SCALE3\ (PWR\_CR1\_SVOS\_0\ |\ PWR\_CR1\_SVOS\_1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00296\ }
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ PWR\_BATTERY\_CHARGING\_RESISTOR\_5\ \ \ \ (0x00000000U)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ PWR\_BATTERY\_CHARGING\_RESISTOR\_1\_5\ \ PWR\_CR3\_VBRS\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00305\ }
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ PWR\_VBAT\_BETWEEN\_HIGH\_LOW\_THRESHOLD\ \ (0x00000000U)}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ PWR\_VBAT\_BELOW\_LOW\_THRESHOLD\ \ \ \ \ \ \ \ \ PWR\_CR2\_VBATL}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ PWR\_VBAT\_ABOVE\_HIGH\_THRESHOLD\ \ \ \ \ \ \ \ PWR\_CR2\_VBATH}\textcolor{preprocessor}{}}
\DoxyCodeLine{00315\ }
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ PWR\_TEMP\_BETWEEN\_HIGH\_LOW\_THRESHOLD\ \ (0x00000000U)}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ PWR\_TEMP\_BELOW\_LOW\_THRESHOLD\ \ \ \ \ \ \ \ \ PWR\_CR2\_TEMPL}}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ PWR\_TEMP\_ABOVE\_HIGH\_THRESHOLD\ \ \ \ \ \ \ \ PWR\_CR2\_TEMPH}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ PWR\_EXTI\_LINE\_AVD\ EXTI\_IMR1\_IM16\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00333\ }
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CR1\_SRDRAMSO)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ PWR\_SRD\_AHB\_MEMORY\_BLOCK\ \ \ \ \ \ \ \ PWR\_CR1\_SRDRAMSO\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ PWR\_USB\_FDCAN\_MEMORY\_BLOCK\ \ \ \ \ \ PWR\_CR1\_HSITFSO\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ PWR\_GFXMMU\_JPEG\_MEMORY\_BLOCK\ \ \ \ PWR\_CR1\_GFXSO\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#define\ PWR\_TCM\_ECM\_MEMORY\_BLOCK\ \ \ \ \ \ \ \ PWR\_CR1\_ITCMSO\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ PWR\_RAM1\_AHB\_MEMORY\_BLOCK\ \ \ \ \ \ \ PWR\_CR1\_AHBRAM1SO\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ PWR\_RAM2\_AHB\_MEMORY\_BLOCK\ \ \ \ \ \ \ PWR\_CR1\_AHBRAM2SO\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ PWR\_RAM1\_AXI\_MEMORY\_BLOCK\ \ \ \ \ \ \ PWR\_CR1\_AXIRAM1SO\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ PWR\_RAM2\_AXI\_MEMORY\_BLOCK\ \ \ \ \ \ \ PWR\_CR1\_AXIRAM2SO\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ PWR\_RAM3\_AXI\_MEMORY\_BLOCK\ \ \ \ \ \ \ PWR\_CR1\_AXIRAM3SO\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ PWR\_MEMORY\_BLOCK\_KEEP\_ON\ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ PWR\_MEMORY\_BLOCK\_SHUT\_OFF\ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CR1\_SRDRAMSO)\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00356\ }
\DoxyCodeLine{00357\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00358\ }
\DoxyCodeLine{00362\ }
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_IT()\ SET\_BIT(EXTI-\/>IMR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00368\ }
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTID2\_ENABLE\_IT()\ SET\_BIT(EXTI\_D2-\/>IMR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00376\ }
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_IT()\ CLEAR\_BIT(EXTI-\/>IMR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00382\ }
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTID2\_DISABLE\_IT()\ CLEAR\_BIT(EXTI\_D2-\/>IMR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00390\ }
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_EVENT()\ SET\_BIT(EXTI-\/>EMR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00396\ }
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTID2\_ENABLE\_EVENT()\ SET\_BIT(EXTI\_D2-\/>EMR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00404\ }
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_EVENT()\ CLEAR\_BIT(EXTI-\/>EMR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00410\ }
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTID2\_DISABLE\_EVENT()\ CLEAR\_BIT(EXTI\_D2-\/>EMR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00418\ }
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_RISING\_EDGE()\ SET\_BIT(EXTI-\/>RTSR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00424\ }
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_RISING\_EDGE()\ CLEAR\_BIT(EXTI-\/>RTSR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00430\ }
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_FALLING\_EDGE()\ SET\_BIT(EXTI-\/>FTSR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00436\ }
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_FALLING\_EDGE()\ CLEAR\_BIT(EXTI-\/>FTSR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00442\ }
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE()\ \(\backslash\)}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\ \ \ \ \ \_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\ \ \ \ \ \_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\}\ while(0);}}
\DoxyCodeLine{00452\ }
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE()\ \(\backslash\)}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\ \ \ \ \ \_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\ \ \ \ \ \_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\}\ while(0);}}
\DoxyCodeLine{00462\ }
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_GET\_FLAG()\ ((READ\_BIT(EXTI-\/>PR1,\ PWR\_EXTI\_LINE\_AVD)\ ==\ PWR\_EXTI\_LINE\_AVD)\ ?\ 1UL\ :\ 0UL)}}
\DoxyCodeLine{00468\ }
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTID2\_GET\_FLAG()\ ((READ\_BIT(EXTI\_D2-\/>PR1,\ PWR\_EXTI\_LINE\_AVD)\ ==\ PWR\_EXTI\_LINE\_AVD)\ ?\ 1UL\ :\ 0UL)}}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00476\ }
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_CLEAR\_FLAG()\ SET\_BIT(EXTI-\/>PR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00482\ }
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTID2\_CLEAR\_FLAG()\ SET\_BIT(EXTI\_D2-\/>PR1,\ PWR\_EXTI\_LINE\_AVD)}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00490\ }
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_AVD\_EXTI\_GENERATE\_SWIT()\ SET\_BIT(EXTI-\/>SWIER1,\ PWR\_EXTI\_LINE\_AVD)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00499\ }
\DoxyCodeLine{00500\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00501\ }
\DoxyCodeLine{00505\ }
\DoxyCodeLine{00509\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_ConfigSupply\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t\ SupplySource);}
\DoxyCodeLine{00510\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_GetSupplyConfig\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00511\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_ControlVoltageScaling\ \ \ \ \ \ \ \ \ (uint32\_t\ VoltageScaling);}
\DoxyCodeLine{00512\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_GetVoltageRange\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00513\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_ControlStopModeVoltageScaling\ (uint32\_t\ VoltageScaling);}
\DoxyCodeLine{00514\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_GetStopModeVoltageRange\ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00518\ }
\DoxyCodeLine{00522\ \textcolor{comment}{/*\ System\ low\ power\ control\ functions\ */}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CPUCR\_RETDS\_CD)}}
\DoxyCodeLine{00524\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnterSTOP2Mode\ \ \ \ (uint32\_t\ Regulator,\ uint8\_t\ STOPEntry);}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CPUCR\_RETDS\_CD)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00526\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnterSTOPMode\ \ \ \ \ (uint32\_t\ Regulator,\ uint8\_t\ STOPEntry,\ uint32\_t\ Domain);}
\DoxyCodeLine{00527\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnterSTANDBYMode\ \ (uint32\_t\ Domain);}
\DoxyCodeLine{00528\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_ConfigD3Domain\ \ \ \ (uint32\_t\ D3State);}
\DoxyCodeLine{00529\ \textcolor{comment}{/*\ Clear\ Cortex-\/Mx\ pending\ flag\ */}}
\DoxyCodeLine{00530\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_ClearPendingEvent\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{00532\ \textcolor{comment}{/*\ Clear\ domain\ flags\ */}}
\DoxyCodeLine{00533\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_ClearDomainFlags\ (uint32\_t\ DomainFlags);}
\DoxyCodeLine{00534\ \textcolor{comment}{/*\ Core\ Hold/Release\ functions\ */}}
\DoxyCodeLine{00535\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_HoldCore\ \ \ \ (uint32\_t\ CPU);}
\DoxyCodeLine{00536\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_PWREx\_ReleaseCore\ (uint32\_t\ CPU);}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00538\ \textcolor{comment}{/*\ Flash\ low\ power\ control\ functions\ */}}
\DoxyCodeLine{00539\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableFlashPowerDown\ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00540\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableFlashPowerDown\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CR1\_SRDRAMSO)}}
\DoxyCodeLine{00542\ \textcolor{comment}{/*\ Memory\ shut-\/off\ functions\ */}}
\DoxyCodeLine{00543\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableMemoryShutOff\ \ (uint32\_t\ MemoryBlock);}
\DoxyCodeLine{00544\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableMemoryShutOff\ (uint32\_t\ MemoryBlock);}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(PWR\_CR1\_SRDRAMSO)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00546\ \textcolor{comment}{/*\ Wakeup\ Pins\ control\ functions\ */}}
\DoxyCodeLine{00547\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableWakeUpPin\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def}{PWREx\_WakeupPinTypeDef}}\ *sPinParams);}
\DoxyCodeLine{00548\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableWakeUpPin\ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t\ WakeUpPin);}
\DoxyCodeLine{00549\ uint32\_t\ HAL\_PWREx\_GetWakeupFlag\ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t\ WakeUpFlag);}
\DoxyCodeLine{00550\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_ClearWakeupFlag\ (uint32\_t\ WakeUpFlag);}
\DoxyCodeLine{00551\ \textcolor{comment}{/*\ Power\ Wakeup\ PIN\ IRQ\ Handler\ */}}
\DoxyCodeLine{00552\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_WAKEUP\_PIN\_IRQHandler\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00553\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_WKUP1\_Callback\ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00554\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_WKUP2\_Callback\ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPEPR\_WKUPEN3)}}
\DoxyCodeLine{00556\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_WKUP3\_Callback\ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPEPR\_WKUPEN3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00558\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_WKUP4\_Callback\ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00559\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPEPR\_WKUPEN5)}}
\DoxyCodeLine{00560\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_WKUP5\_Callback\ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPEPR\_WKUPEN5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00562\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_WKUP6\_Callback\ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00566\ }
\DoxyCodeLine{00570\ \textcolor{comment}{/*\ Backup\ regulator\ control\ functions\ */}}
\DoxyCodeLine{00571\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_EnableBkUpReg\ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00572\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_DisableBkUpReg\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00573\ \textcolor{comment}{/*\ USB\ regulator\ control\ functions\ */}}
\DoxyCodeLine{00574\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_EnableUSBReg\ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00575\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_DisableUSBReg\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00576\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableUSBVoltageDetector\ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00577\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableUSBVoltageDetector\ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00578\ \textcolor{comment}{/*\ Battery\ control\ functions\ */}}
\DoxyCodeLine{00579\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableBatteryCharging\ \ (uint32\_t\ ResistorValue);}
\DoxyCodeLine{00580\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableBatteryCharging\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CR1\_BOOSTE)}}
\DoxyCodeLine{00582\ \textcolor{comment}{/*\ Analog\ Booster\ functions\ */}}
\DoxyCodeLine{00583\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableAnalogBooster\ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00584\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableAnalogBooster\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR1\_BOOSTE\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00589\ }
\DoxyCodeLine{00593\ \textcolor{comment}{/*\ Power\ VBAT/Temperature\ monitoring\ functions\ */}}
\DoxyCodeLine{00594\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableMonitoring\ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00595\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableMonitoring\ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00596\ uint32\_t\ HAL\_PWREx\_GetTemperatureLevel\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00597\ uint32\_t\ HAL\_PWREx\_GetVBATLevel\ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CSR1\_MMCVDO)}}
\DoxyCodeLine{00599\ PWREx\_MMC\_VoltageLevel\ HAL\_PWREx\_GetMMCVoltage\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR1\_MMCVDO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00601\ \textcolor{comment}{/*\ Power\ AVD\ configuration\ functions\ */}}
\DoxyCodeLine{00602\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_ConfigAVD\ \ (\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def}{PWREx\_AVDTypeDef}}\ *sConfigAVD);}
\DoxyCodeLine{00603\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableAVD\ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00604\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableAVD\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00605\ \textcolor{comment}{/*\ Power\ PVD/AVD\ IRQ\ Handler\ */}}
\DoxyCodeLine{00606\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_PVD\_AVD\_IRQHandler\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00607\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_AVDCallback\ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{00611\ }
\DoxyCodeLine{00615\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00616\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00617\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00618\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00622\ }
\DoxyCodeLine{00626\ \textcolor{comment}{/*\ Check\ PWR\ regulator\ configuration\ parameter\ */}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#if\ defined\ (SMPS)}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ IS\_PWR\_SUPPLY(PWR\_SOURCE)\ (((PWR\_SOURCE)\ ==\ PWR\_LDO\_SUPPLY)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_SOURCE)\ ==\ PWR\_DIRECT\_SMPS\_SUPPLY)\ \ \ \ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_SOURCE)\ ==\ PWR\_SMPS\_1V8\_SUPPLIES\_LDO)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_SOURCE)\ ==\ PWR\_SMPS\_2V5\_SUPPLIES\_LDO)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_SOURCE)\ ==\ PWR\_SMPS\_1V8\_SUPPLIES\_EXT\_AND\_LDO)\ ||\(\backslash\)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_SOURCE)\ ==\ PWR\_SMPS\_2V5\_SUPPLIES\_EXT\_AND\_LDO)\ ||\(\backslash\)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_SOURCE)\ ==\ PWR\_SMPS\_1V8\_SUPPLIES\_EXT)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_SOURCE)\ ==\ PWR\_SMPS\_2V5\_SUPPLIES\_EXT)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_SOURCE)\ ==\ PWR\_EXTERNAL\_SOURCE\_SUPPLY))}}
\DoxyCodeLine{00637\ }
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ IS\_PWR\_SUPPLY(PWR\_SOURCE)\ (((PWR\_SOURCE)\ ==\ PWR\_LDO\_SUPPLY)\ ||\(\backslash\)}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_SOURCE)\ ==\ PWR\_EXTERNAL\_SOURCE\_SUPPLY))}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SMPS)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00642\ }
\DoxyCodeLine{00643\ \textcolor{comment}{/*\ Check\ PWR\ regulator\ configuration\ in\ STOP\ mode\ parameter\ */}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ IS\_PWR\_STOP\_MODE\_REGULATOR\_VOLTAGE(VOLTAGE)\ (((VOLTAGE)\ ==\ PWR\_REGULATOR\_SVOS\_SCALE3)\ \ ||\(\backslash\)}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VOLTAGE)\ ==\ PWR\_REGULATOR\_SVOS\_SCALE4)\ \ ||\(\backslash\)}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VOLTAGE)\ ==\ PWR\_REGULATOR\_SVOS\_SCALE5))}}
\DoxyCodeLine{00647\ }
\DoxyCodeLine{00648\ \textcolor{comment}{/*\ Check\ PWR\ domain\ parameter\ */}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CPUCR\_PDDS\_D2)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#define\ IS\_PWR\_DOMAIN(DOMAIN)\ (((DOMAIN)\ ==\ PWR\_D1\_DOMAIN)\ ||\(\backslash\)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DOMAIN)\ ==\ PWR\_D2\_DOMAIN)\ ||\(\backslash\)}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DOMAIN)\ ==\ PWR\_D3\_DOMAIN))}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#define\ IS\_PWR\_DOMAIN(DOMAIN)\ (((DOMAIN)\ ==\ PWR\_D1\_DOMAIN)\ ||\(\backslash\)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DOMAIN)\ ==\ PWR\_D3\_DOMAIN))}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CPUCR\_PDDS\_D2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00657\ }
\DoxyCodeLine{00658\ \textcolor{comment}{/*\ Check\ D3/SRD\ domain\ state\ parameter\ */}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\#define\ IS\_D3\_STATE(STATE)\ (((STATE)\ ==\ PWR\_D3\_DOMAIN\_STOP)\ ||\(\backslash\)}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ PWR\_D3\_DOMAIN\_RUN))}}
\DoxyCodeLine{00661\ }
\DoxyCodeLine{00662\ \textcolor{comment}{/*\ Check\ wake\ up\ pin\ parameter\ */}}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPEPR\_WKUPEN3)}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#define\ IS\_PWR\_WAKEUP\_PIN(PIN)\ (((PIN)\ ==\ PWR\_WAKEUP\_PIN1)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN2)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN3)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN4)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN5)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN6)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN1\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN2\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN3\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN4\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN5\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN6\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN1\_LOW)\ \ ||\(\backslash\)}}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN2\_LOW)\ \ ||\(\backslash\)}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN3\_LOW)\ \ ||\(\backslash\)}}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN4\_LOW)\ \ ||\(\backslash\)}}
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN5\_LOW)\ \ ||\(\backslash\)}}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN6\_LOW))}}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00683\ \textcolor{preprocessor}{\#define\ IS\_PWR\_WAKEUP\_PIN(PIN)\ (((PIN)\ ==\ PWR\_WAKEUP\_PIN1)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN2)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN4)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN6)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN1\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN2\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN4\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN6\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN1\_LOW)\ \ ||\(\backslash\)}}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN2\_LOW)\ \ ||\(\backslash\)}}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN4\_LOW)\ \ ||\(\backslash\)}}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PIN)\ ==\ PWR\_WAKEUP\_PIN6\_LOW))}}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPEPR\_WKUPEN3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00696\ }
\DoxyCodeLine{00697\ \textcolor{comment}{/*\ Check\ wake\ up\ pin\ polarity\ parameter\ */}}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ IS\_PWR\_WAKEUP\_PIN\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ PWR\_PIN\_POLARITY\_HIGH)\ ||\(\backslash\)}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ PWR\_PIN\_POLARITY\_LOW))}}
\DoxyCodeLine{00700\ }
\DoxyCodeLine{00701\ \textcolor{comment}{/*\ Check\ wake\ up\ pin\ pull\ configuration\ parameter\ */}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#define\ IS\_PWR\_WAKEUP\_PIN\_PULL(PULL)\ (((PULL)\ ==\ PWR\_PIN\_NO\_PULL)\ ||\(\backslash\)}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PULL)\ ==\ PWR\_PIN\_PULL\_UP)\ ||\(\backslash\)}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PULL)\ ==\ PWR\_PIN\_PULL\_DOWN))}}
\DoxyCodeLine{00705\ }
\DoxyCodeLine{00706\ \textcolor{comment}{/*\ Check\ wake\ up\ flag\ parameter\ */}}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPEPR\_WKUPEN3)}}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ IS\_PWR\_WAKEUP\_FLAG(FLAG)\ (((FLAG)\ ==\ PWR\_WAKEUP\_FLAG1)\ ||\(\backslash\)}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_WAKEUP\_FLAG2)\ ||\(\backslash\)}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_WAKEUP\_FLAG3)\ ||\(\backslash\)}}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_WAKEUP\_FLAG4)\ ||\(\backslash\)}}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_WAKEUP\_FLAG5)\ ||\(\backslash\)}}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_WAKEUP\_FLAG6)\ ||\(\backslash\)}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_WAKEUP\_FLAG\_ALL))}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#define\ IS\_PWR\_WAKEUP\_FLAG(FLAG)\ (((FLAG)\ ==\ PWR\_WAKEUP\_FLAG1)\ ||\(\backslash\)}}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_WAKEUP\_FLAG2)\ ||\(\backslash\)}}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_WAKEUP\_FLAG4)\ ||\(\backslash\)}}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_WAKEUP\_FLAG6)\ ||\(\backslash\)}}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_WAKEUP\_FLAG\_ALL))}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPEPR\_WKUPEN3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00722\ }
\DoxyCodeLine{00723\ \textcolor{comment}{/*\ Check\ wake\ up\ flag\ parameter\ */}}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#define\ IS\_PWR\_AVD\_LEVEL(LEVEL)\ (((LEVEL)\ ==\ PWR\_AVDLEVEL\_0)\ ||\(\backslash\)}}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_AVDLEVEL\_1)\ ||\(\backslash\)}}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_AVDLEVEL\_2)\ ||\(\backslash\)}}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_AVDLEVEL\_3))}}
\DoxyCodeLine{00728\ }
\DoxyCodeLine{00729\ \textcolor{comment}{/*\ Check\ AVD\ mode\ parameter\ */}}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ IS\_PWR\_AVD\_MODE(MODE)\ (((MODE)\ ==\ PWR\_AVD\_MODE\_IT\_RISING)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_AVD\_MODE\_IT\_FALLING)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_AVD\_MODE\_IT\_RISING\_FALLING)\ ||\(\backslash\)}}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_AVD\_MODE\_EVENT\_RISING)\ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_AVD\_MODE\_EVENT\_FALLING)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_AVD\_MODE\_NORMAL)\ \ \ \ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_AVD\_MODE\_EVENT\_RISING\_FALLING))}}
\DoxyCodeLine{00737\ }
\DoxyCodeLine{00738\ \textcolor{comment}{/*\ Check\ resistor\ battery\ parameter\ */}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ IS\_PWR\_BATTERY\_RESISTOR\_SELECT(RESISTOR)\ (((RESISTOR)\ ==\ PWR\_BATTERY\_CHARGING\_RESISTOR\_5)\ ||\(\backslash\)}}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RESISTOR)\ ==\ PWR\_BATTERY\_CHARGING\_RESISTOR\_1\_5))}}
\DoxyCodeLine{00741\ \textcolor{comment}{/*\ Check\ D1/CD\ CPU\ ID\ parameter\ */}}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#define\ IS\_PWR\_D1\_CPU(CPU)\ ((CPU)\ ==\ CM7\_CPUID)}}
\DoxyCodeLine{00743\ }
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{00745\ \textcolor{comment}{/*\ Check\ CPU\ parameter\ */}}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\#define\ IS\_PWR\_CORE(CPU)\ \ (((CPU)\ ==\ PWR\_CORE\_CPU1)\ ||\ ((CPU)\ ==\ PWR\_CORE\_CPU2))}}
\DoxyCodeLine{00747\ }
\DoxyCodeLine{00748\ \textcolor{comment}{/*\ Check\ D2\ CPU\ ID\ parameter\ */}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#define\ IS\_PWR\_D2\_CPU(CPU)\ ((CPU)\ ==\ CM4\_CPUID)}}
\DoxyCodeLine{00750\ }
\DoxyCodeLine{00751\ \textcolor{comment}{/*\ Check\ PWR\ domain\ flag\ parameter\ */}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ IS\_PWR\_DOMAIN\_FLAG(FLAG)\ \ (((FLAG)\ ==\ PWR\_D1\_DOMAIN\_FLAGS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_D2\_DOMAIN\_FLAGS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ PWR\_ALL\_DOMAIN\_FLAGS))}}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00756\ }
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CR1\_SRDRAMSO)}}
\DoxyCodeLine{00758\ \textcolor{comment}{/*\ Check\ memory\ block\ parameter\ */}}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#define\ IS\_PWR\_MEMORY\_BLOCK(BLOCK)\ (((BLOCK)\ ==\ PWR\_SRD\_AHB\_MEMORY\_BLOCK)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BLOCK)\ ==\ PWR\_USB\_FDCAN\_MEMORY\_BLOCK)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BLOCK)\ ==\ PWR\_GFXMMU\_JPEG\_MEMORY\_BLOCK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BLOCK)\ ==\ PWR\_TCM\_ECM\_MEMORY\_BLOCK)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BLOCK)\ ==\ PWR\_RAM1\_AHB\_MEMORY\_BLOCK)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BLOCK)\ ==\ PWR\_RAM2\_AHB\_MEMORY\_BLOCK)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00765\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BLOCK)\ ==\ PWR\_RAM1\_AXI\_MEMORY\_BLOCK)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BLOCK)\ ==\ PWR\_RAM2\_AXI\_MEMORY\_BLOCK)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BLOCK)\ ==\ PWR\_RAM3\_AXI\_MEMORY\_BLOCK))}}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CR1\_SRDRAMSO)\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00775\ }
\DoxyCodeLine{00779\ }
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00784\ \}}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00786\ }
\DoxyCodeLine{00787\ }
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_PWR\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00789\ }

\end{DoxyCode}
